We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

FPGA Design Verification Engineer

UST
United States, California, Mountain View
Apr 16, 2026
Role description

4-6 years of hands-on experience in PACS monitoring and support.
Strong understanding of PACS, DICOM, HL7, and radiology workflows.
Experience with PACS platforms such as GE, Philips, Agfa, Fuji, Siemens, or equivalent.
Knowledge of Windows/Linux servers, basic networking, and storage systems.
Experience in incident management tools (ServiceNow, Remedy, Jira, etc.).
Ability to troubleshoot modality connections, image routing, and workflow issues.
Good communication, documentation, and stakeholder management skills.


Skills

cloud infrastructure,virtual machines,cloud migration,cloud security,

Applied = 0

(web-bd9584865-9k7lb)